Computer and Modernization

Previous Articles     Next Articles

A Summarization of Dynamic Partial Reconfiguration Based on FPGA

  

  1. 1. Institute of Communication Engineering, PLA University of Science and Technology, Nanjing 210007, China;2. Nanjing Telecommunication Technology Institute, Nanjing 210007, China
  • Received:2013-11-26 Online:2014-03-24 Published:2014-03-31

Abstract: The reconfigurable computing is a new computing architecture, which combines the advantages of general purpose processor and application specific integrated circuit. It is of flexibility and high-performance. The dynamic partial reconfiguration of FPGA allows on-the-fly dynamic reconfiguration of part of the logic resources in FPGA to finish the function transformation. Therefore, it can improve the integrations and flexibility and the tolerance of error of the system. Additionally, it can reduce the cost and the power consumption of the system. This paper presents the theory of dynamic partial reconfiguration of FPGA. Then the paper introduces the implementations of dynamic reconfiguration and analyzes four kinds of the most common ways in details. It also presents the latest development and applications of dynamic partial reconfiguration. At last the future work and study directions of dynamic partial reconfiguration of FPGA are presented.

Key words: reconfigurable computing, FPGA dynamic partial reconfiguration, EAPR

CLC Number: