Computer and Modernization ›› 2013, Vol. 1 ›› Issue (2): 108-112+.doi: 10.3969/j.issn.1006-2475.2013.02.026
• 人工智能 • Previous Articles Next Articles
SHEN Jing-tong, ZHANG Wei
Received:
Revised:
Online:
Published:
Abstract: The video compression standard H.264/AVC uses 4×4 integer DCT and quantization methods, which avoid data mismatch and improve data accuracy, thus has high compression efficiency. This paper analyzes the algorithm of integer DCT and quantization in H.264. By transforming DCT into two quick butterfly computations, it reduces algorithm complexity and makes it easer to realize. The synthesis and simulation by QuartusII show the correct results. The design is of 54.54MHz high clock frequency, low resource usage and low power dissipation.
Key words: H.264/AVC, integer DCT, quantization, Verilog HDL
SHEN Jing-tong;ZHANG Wei. Verilog Design of Integer DCT and Quantization Module in H.264/AVC[J]. Computer and Modernization, 2013, 1(2): 108-112+.
0 / / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://www.c-a-m.org.cn/EN/10.3969/j.issn.1006-2475.2013.02.026
http://www.c-a-m.org.cn/EN/Y2013/V1/I2/108